NTNU | Norwegian University of Science and Technology

Operating Systems

Example solutions for Theoretical Exercise 4

Michael Engel

4.1 Replacement strategies

Perform and visualize (as shown in lecture 10) the access sequence with the replacement strategies FIFO, Optimal and LRU once with a memory with a capacity of 4 pages and once with 5 pages. Calculate the "hit rate" (accesses which did not result in a replacement operation) for all scenarios.

Request sequence: 1,3,5,4,2,4,3,2,1,0,5,3,5,0,4,3,5,4,3,2,1,3,4,5



4.1 Replacement strategies

FIFO:

Page 5:





4.1 Replacement strategies

Optimal:





4.1 Replacement strategies



Hitrate: 11/24 = 0.4583333% Missrate: 13/24 = 0.5416666%





Norwegian University of Science and Technology

Operating Systems – Solution TE 4

4.2 More replacement strategies

A computer has four page frames. The time of loading, time of last access, and the R (reference) and M (modified) bits for each page are as shown below (the times are in clock ticks):

Page	Loaded	Last ref.	R	Μ
0	126	280	1	0
1	230	265	0	1
2	140	270	0	0
3	110	285	1	1

Which pages will the algorithms FIFO, LRU and Second Chance replace? Explain your answer!

FIFO: Page 3 because it is loaded at 110 (First In)LRU: Page 1 because is referenced at 265 (Least Recently)2nd ch.: Page 2 because it is loaded at 140 and the reference bit is 0.



4.3 Buddy allocation

The Buddy method for allocating memory to processes shall be used for a memory with a capacity of 1024 kB. Perform the provided operations and give the occupancy state of the memory after each operation. Indicate if an allocation cannot be satisfied.

- a. Request 65 kB (A)
- b. Request 30 kB (B)
- c. Request 90 kB (C)
- d. Request 34 kB (D)
- e. Request 130 kB (E)
- f. Release C
- g. Release B
- h. Request 275 kB (F)
- i. Request 145 kB (G)
- j. Release D
- k. Release A
- I. Release G
- m. Release E



4.3 Buddy allocation

a. Request 65 kB (A) b. Request 30 kB (B) c. Request 90 kB (C) d. Request 34 kB (D) e. Request 130 kB (E) f. Release C g. Release B h. Request 275 kB (F) i. Request 145 kB (G) j. Release D k. Release A I. Release G m. Release E

Jane		1024 КВ					
65 KB request	=> A	А	128 KB	256	бКВ	512	КВ
30 KB request	=> B	A	В 32 64 КВ	256	5 КВ	512	КВ
90 кв request	=> C	А	В 32 64 КВ	C	128 KB	512	КВ
34 KB request	=> D	А	B 32 D	С	128 KB	512	КВ
130 KB request	=> E	A	B 32 D	С	128 KB	E	256 KB
release c		А	B 32 D	128 KB	128 KB	E	256 KB
		А	B 32 D	256	бКВ	E	256 KB
release B		A	32 32 D	256	5 КВ	E	256 KB
		А	64 КВ 🛛 🛛	256	5 KB	E	256 KB
275 KB request	=> F	A	64 КВ 🛛 🛛 🗖	256	б КВ	E	256 KB
impossible, no contiguous 275 45 KB request =	kB! > G	А	64 KB D	(G	E	256 KB
release D		А	64 KB 64 KB	(G	E	256 KB
		A	128 KB	(G	E	256 KB
release A		128 KB	128 KB	(G	E	256 KB
		256	5 KB	(G	E	256 KB
release G		128 KB	128 KB	256	б КВ	E	256 KB
			51	2 KB		E	256 KB
release E		512 KB				256 KB	256 KB
		512 KB				512 KB	
	1024 КВ						



4.4 Virtual memory

A machine has a physical memory with 2³² addressable bytes and a page size of 8 kB. Each process is allocated a virtual address space of 4 GB. Page table entries are 32 bits long. Page tables are kept in pageable memory.

a. Why is one-level paging inadequate for this system?

A one-level page table would imply that the first (and only) level of the table has space for all page entries.

of pages: 4 GB / 8 kB = 2^{32} / 2^{13} = 2^{32-13} = 2^{19}

Each page requires a 32 bit = 4 byte entry in the page table.

Thus, the page table *for each process* would require: $2^{19} * 4$ bytes = 2 MB.

This is quite a waste of memory...

Norwegian University of

Science and Technology

4.4 Virtual memory

A machine has a physical memory with 2³² addressable bytes and a page size of 8 kB. Each process is allocated a virtual address space of 4 GB. Page table entries are 32 bits long. Page tables are kept in pageable memory.

b. Why is two-level paging sufficient?

The page table structure is a tradeoff between the size of the table and the overhead to look up a page entry in case of a TLB miss.

For 32 bit virtual addresses, level 0 and 1 page directories will have around 1024 entries or less (see part c), so a page directly will comfortably fit inside a page of the virtual memory system.

The sv32 page table structure of RISC-V (RV32) uses such a two-level page table with 4 kB pages and 2¹⁰=1024 entries for level 0 and 1.



4.4 Virtual memory

A machine has a physical memory with 2³² addressable bytes and a page size of 8 kB. Each process is allocated a virtual address space of 4 GB. Page table entries are 32 bits long. Page tables are kept in pageable memory.

 c. How many bits are needed to reference the outer page table and how many to reference the inner page table?
 Explain your answer showing all appropriate arithmetic.

A two-level page table splits a virtual address into three parts, e.g.:

index	in level 1	ind	ex in level 2	offse	et inside page
31	22	21	13	12	0

The offset is 13 bits $(2^{13} = 8192 = 8 \text{ kB})$, so we need to split the remaining 32-13 = 19 bits into two halves

e.g. 10 bits for a level 1 entry and 9 for a level 2 entry This would imply a level 1 page table size of $2^{10} * 4$ bytes = 4096 b. A level 2 page table would only use $2^9 * 4$ bytes = 2048 bytes

4.5 Paging and memory accesses

Consider the following 2D array (assume sizeof(int)=8): int X[32][32];

Suppose that a system uses 4 pages of 512 byte page size each.

The X array is stored in row-major order (i.e., X[0][1] follows X[0][0] in memory).

Which of the following two code fragments will generate the lower number of page faults?

Compute the total number of page faults for each code fragment. Explain your calculation.



4.5 Paging and memory accesses

```
Consider the following 2D array (assume sizeof(int)=8):
int X[32][32];
Suppose that a system uses 4 pages of 512 byte page size each.
```

```
The X array is stored in row-major order (i.e., X[0][1] follows X[0][0] in memory).
```

```
Fragment 1:
for (int j=0; j<32; j++)
for (int i=0; i<32; i++)
        X[i][j]++;</pre>
```

```
# of page faults:
A frame is 64 (=512/8) words
⇒ one row of the X array occupies half of a page (i.e., 32 words)
The entire array fits into 32 × 16/64 = 8 frames
The inner loop of the code steps through consecutive rows of X for a given column.
Thus every other reference to X[i][j] will cause a page fault.
⇒The total number of page faults will be 32 × 32/2 = 512.
```

4.5 Paging and memory accesses

Consider the following 2D array (assume sizeof(int)=8): int X[32][32];

Suppose that a system uses 4 pages of 512 byte page size each.

The X array is stored in row-major order (i.e., X[0][1] follows X[0][0] in memory).

```
Fragment 2:
for (int i=0; i<32; i++)
  for (int j=0; j<32; j++)
    X[i][j]++;
```

of page faults: A frame is 64 (=512/8) words \Rightarrow one row of the X array occupies half of a page (i.e., 32 words)

The entire array fits into $32 \times 16/64 = 8$ frames

Fragment 2 will generate fewer page faults since the code has more *spatial locality* than Fragment 1.

The inner loop causes only one page fault for every other iteration of the outer loop. \Rightarrow There will only be 16 page faults.

